Abstract-For efficiency considerations in the photovoltaic (PV) power generation, high-efficiency CoolMOSand SiC-diode-based transformerless inverters have been proposed and studied in the previous literatures, but the reactive power generation capability to meet the upcoming standards has never been discussed. By reviewing the high efficiency converters with CoolMOS and SiC-diodes, this paper improves a previous transformerless inverter circuit and presents related operating modes for reactive power generation. A novel pulse-width modulation (PWM) method for this improved inverter topology is then proposed for reactive power generation. The ground-loop voltage of this inverter under the proposed PWM method is also derived with common mode (CM) and differential mode (DM) circuit analyses, which indicate that high-frequency voltage components can be minimized with symmetrical design of inductors. A 250-W inverter hardware prototype has been designed and fabricated. Steady-state and transient operating conditions are tested to demonstrate the validity of the improved inverter and proposed PWM method for reactive power generation, and the high-frequency-free ground loop voltage.
I. INTRODUCTION

W
ITH an increasing amount of photovoltaic (PV) installations, the PV output creates a significant impact to the entire power grid [1] - [3] . In order to fully utilize the PV inverter capabilities to improve the grid stability, reliability, quality, and efficiency [4] - [6] , IEEE 1547a [4] and The California's Electric Tariff Rule 21 [5] are proposing the role of the distributed energy resource systems to include PV generation. The main requirements of upcoming standards in the United States for PV inverters are summarized as follows:
1) providing reactive power with a fixed power factor. 2) providing dynamic reactive power injection through autonomous responses to local voltage measurements. 3) providing "soft-start" methods for reconnection. The authors are with the Future Energy Electronics Center, Virginia Polytechnic Institute and State University, Blacksburg, VA 24061 USA (e-mail: bfchen@vt.edu; gubin@vt.edu; lhzhang@vt.edu; laijs@vt.edu).
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Thus, future PV inverters need to have reactive power capability, which highly impacts transformerless inverter design.
In recent years, single-phase transformerless PV inverter products are becoming increasingly popular.
For efficiency considerations and standards compliance, a variety of inverter topologies have been adopted [7] - [13] . The H-bridge single-phase inverter, as shown in Fig. 1 , utilizes insulated-gate bipolar transistors (IGBTs) as the power device in commercial products. The advantages of this inverter topology are its simple structure and its capability to produce reactive power. The main drawback for this inverter design is, it requires the use of bipolar pulse-width modulation (PWM) modulation to avoid common mode (CM) voltage [7] . As a result, the efficiency suffers due to high switching loss on the IGBTs, high current ripple induced core, and associated losses on the output filter inductor. The commercial string inverter product adopts this IGBT-based H-bridge topology. Its maximum efficiency is 97.1%, and the California Energy Commission (CEC) weighted efficiency is 96.5% [14] . The CEC efficiency suffers because IGBT has a fixed voltage drop that significantly reduces the light-load efficiency and also the low switching speed.
The super-junction metal oxide semiconductor field effect transistor's (SJ-MOSFET or CoolMOS) voltage drop is resistive and is preferred for maintaining high efficiency under lightload conditions and also for fast switching speed. However, high-voltage CoolMOS suffers from slow reverse recovery of its snappy body diode, which not only produces high dv/dt, di/dt, and high power loss, but also creates phase-leg shoot through risk [15] - [20] . Therefore, high-voltage MOSFETsbased phase-leg with top and bottom complimentary devices is not suitable for hard switching applications. The bidirectional phase-leg with complimentary CoolMOS is shown in Fig. 2(a) .
High-efficiency power converters can be achieved by using CoolMOS and silicon Schottky carbide (SiC) diode. Typical examples are boost converters [as shown in Fig. 2(b) ] and buck converters [as shown in Fig. 2(c) ], in which the snappy body diode will not conduct current under unidirectional current flowing. The reverse recovery can be avoided with the SiC diode, and high efficiency can be achieved with high switching speed and low conduction loss of CoolMOS.
The high-efficiency power conversion method with CoolMOS and SiC diode can also be applied in the ac to dc power factor correction (PFC) rectifier. As shown in Fig. 3 , the dual boost bridgeless PFC topology with CoolMOS and SiC diode is widely used in offline ac-dc power adapters, electrical vehicle chargers, and so on [21] - [24] .
For the PV transformerless inverter application, a dual circuit of the dual boost bridgeless PFC is shown in Fig. 4 , which can be named as dual buck transformerless inverter. This dual buck transformerless inverter is used in a commercial product [25] . As shown in Fig. 4 , the dual buck inverter needs four CoolMOS and two Schottky diodes, and the CoolMOS phase-leg is split into two independent buck converters by two filter inductors (S 1 and S 3 are split with L i1 ; S 2 and S 4 are split with L i2 ), so the body diode of CoolMOS will not conduct, and the reverse recovery issues can be avoided. In addition, this inverter can use unipolar modulation to achieve low common-mode voltage. With CoolMOS / SiC-diode and unipolar modulation, the inverter can get 99% over a wide load range [7] . The major drawbacks of this inverter are: 1) an additional large-size inductor, which has 50% of the utilization because each inductor only conducts either positive or negative line cycle, and 2) it is not possible to realize reactive power generation because it only allows unidirectional power flow from dc to ac.
A high-efficiency single-phase CoolMOS/SiC-diode-based transformerless PV inverter, which is shown in Fig. 5 , has been proposed in [26] . The key to achieving high efficiency for this inverter is the same as that of the dual buck transformerless inverter in Fig. 4 , in which a small phase-leg splitting inductor L ph is adopted to split the MOSFET phase-leg into an independent buck converter and boost converter to disable the MOSFET body diode. This MOSFET-based phase-leg method avoids the MOSFET body diode reverse recovery. The inverter phase-leg method is shown in Fig. 6 .
Single-phase transformerless inverter in [26] only supports unity power factor operation and has three limitations for reactive power generation. 1) The diodes D 1 through D 4 in the circuit proposed are small clamping diodes D 1 through D 4 , which can only support unity power factor conditions. 2) The circuit-operating modes for reactive power generation are not described, which should contain the ac to dc boost operation mode for reactive power generation. 3) It is not capable of implementing reactive power generation with the PWM modulation method proposed in [26] , or the traditional unipolar or bipolar modulation method.
In summary, by using the IGBTs in the transformerless PV inverter, it is less of an issue to meet future standards that require the reactive power generation, but efficiency will suffer due to slow switching speed and fixed conduction voltage drop of the IGBTs. The use of CoolMOS with SiC diode allows for inverter efficiency improvement, but it is difficult to implement reactive power generation due to bidirectional power flowing requirement. This paper will improve CoolMOS/SiC-diode-based transformerless PV inverter [26] circuit in Section II, and then describe its operation modes for reactive power generation condition. A novel PWM modulation scheme associated with this identical inverter topology for reactive power generation will be described in Section III. The CM and DM voltage analysis of the ground loop voltage using the proposed PWM modulation method will be analyzed and presented in Section IV. Experimental waveforms and tested efficiency will be shown in Section V to demonstrate the validity of the improved inverter and the proposed PWM modulation method.
II. OPERATING MODES OF THE IMPROVED INVERTER
One limitation of the circuit proposed in [26] is the use of small clamping diodes D 1 through D 4 , which can only support unity power factor condition (clamping diodes do not conduct current are not power diode). In this paper, these clamping diodes are replaced with Schottky power diodes and will conduct current when energy is transferred from ac grid side to dc side. As shown in Fig. 7 , with the use of Schottky diodes, the improved circuit allows nonunity power factor power flowing.
According to the direction of the inverter output voltage and output current, the inverter working condition under reactive power generation can be divided in to four different regions. The sequence of four different regions under the current lagging (overexcited power factor or generating reactive power) condition in one line cycle is shown in Fig. 8 . As shown in Fig. 8 , four different regions can be defined as follows.
1) Region I: Both inverter output voltage and output current are positive, energy is transferred from dc side to ac grid side, and inverter should be operated under buck mode. 2) Region II: Inverter output voltage is negative and output current is positive, energy is transferred from ac side to dc side, and inverter should be operated under boost mode [22] - [23] . 3) Region III: Both inverter output voltage and output current are negative, energy is transferred from dc side to ac grid side, and inverter should be operated under buck mode. 4) Region IV: Inverter output voltage is positive and output current is negative, energy is transferred from ac side to dc side, and inverter should be operated under boost mode. Based on the above analysis, four different inverter circuitoperating modes for four different regions will be proposed in this part. When both the grid voltage and the inverter output current are positive, the inverter works in region I. The inverter circuit will be operated in buck mode with S 1 , S 4 , and S 5 . S 1 and S 4 switch simultaneously in high frequency; S 5 remains ON during this region. The inverter circuit-operating mode is shown in Fig. 9 . As shown in Fig. 9(a) , when S 1 and S 4 are turned ON, D 5 will be turned OFF, the energy will be transferred from dc to ac grid. As shown in Fig. 9(b) , when S 1 and S 4 are turned OFF, freewheeling current will go through S 5 and D 5 . In this buck-operating mode, S 1 and S 4 are the active switches and D 5 is the freewheeling diode. The inductor voltage-second balance can be expressed as
The relationship between duty cycle (D) of S 1 and S 4 , input dc voltage (V dc ), and output ac voltage (V ac ) is
When the grid voltage is negative and the output current is positive, inverter works in region II. The inverter circuit will be operated in boost mode with S 5 . Switch S 5 operates in high frequency, and D 1 and D 4 are the freewheeling diodes. The inverter-operating mode is shown in Fig. 10 . As shown in Fig. 10(a) , when S 5 is turned ON, diodes D 1 and D 4 will be turned OFF, and ac grid voltage will charge the filter inductors. In Fig. 10(b) , when S 5 is turned OFF, freewheeling current will go through diodes D 1 and D 4 , and the energy will be transferred from ac to dc side. In this boost-operating mode, S 5 is the boost active switch and D 1 /D 4 are the freewheeling diodes.
The inductor voltage-second balance and duty cycle of S 5 can be expressed as
When both the grid voltage and the output current are negative, the inverter works in region III. The inverter circuit will be operated in buck mode with S 2 , S 3 , and S 6 . S 2 and S 3 will switch simultaneously in high frequency, and S 6 remains ON. The inverter-operating mode is shown in Fig. 11 . As shown in Fig. 11(a) , when S 2 and S 3 are turned ON, D 6 will be turned OFF, and the energy will be transferred from dc to ac grid. As shown in Fig. 11(b) , when S 2 and S 3 are turned OFF, the freewheeling current will go through S 6 and D 6 . S 2 and S 3 are the active switches for buck conversion and D 6 is the freewheeling diode. The duty cycle of S 2 and S 3 is
When the grid voltage is positive and the output current is negative, inverter works in region IV and the inverter circuit will be operated in boost mode with S 6 . Switch S 6 operates in high frequency, and D 2 and D 3 are the freewheeling diodes. The inverter-operating mode is shown in Fig. 12 . As shown in Fig. 12(a) , when S 6 is turned ON, diodes D 2 and D 3 will be turned OFF, and the ac grid voltage will charge the filter inductor. As shown in Fig. 12(b) , when S 6 is turned OFF, freewheeling current will go through diodes D 2 and D 3 , and the energy will be transferred from ac to dc side. S 6 is the boost conversion active switch, and D 2 and D 3 are the freewheeling diodes. The duty cycle of S 6 is
In summary, the improved inverter circuit can be operated in buck or boost mode to achieve any power factor operating, but a proper PWM modulation is needed to operate this inverter circuit in these different modes for reactive power generation.
III. PROPOSED PWM METHOD AND REALIZATION
As shown through Figs. 8-12, with a proper PWM modulation, the inverter can work in any power factor condition, but traditional unipolar modulation, bipolar modulation [7] , and the modulation method proposed in [26] cannot be applied here. This section will propose a novel PWM realization method for reactive power generation and related implementation method. The control system for voltage reference generation is shown in Fig. 13 . As compared with the traditional H-bridge inverters, the control system and the sinusoidal voltage reference (V ref ) generation in the proposed inverter is as same as [27] - [31] . The difference is, after getting the voltage reference (V ref ), there will be individual duty cycle generator and individual PWM modulation for each switching device, which is shown in Fig. 14. As shown in Fig. 13 , for a typical PV inverter, the control system should consist of an outer loop that regulates the dc input voltage and an inner loop that controls the ac output current. The outer loop controller regulates the dc voltage V dc with a proportional-integral (PI) controller that provides the active current reference I d_ref . Through the phase-locked-loop (PLL), the phase angle information (sin θ, cos θ) can be obtained through the grid voltage V ac . By combining the active current reference and power factor command cosφ, a sinusoidal current reference I ref can be generated through the current reference generator module. Together with grid voltage feedforward control loop and the grid current feedback controller, a sinusoidal voltage reference (V ref ) can then be generated for duty cycle generation and PWM modulation [7] , [9] , [27] , [28] .
As shown in Fig. 14, the proposed PWM method has an individual duty cycle generator and PWM modulation module for each pair of switches. Switches S 1 and S 4 obtain their duty cycle reference d 14 through a duty cycle generator (S 1 /S 4 ), which will let the inverter to be operated in buck mode in region I (refer to Fig. 9) , and the duty cycle of the S 1 and S 4 is
Switch S 5 obtains the duty cycle reference d 5 through a duty cycle generator (S 5 ), which will let the inverter to be operated in buck mode in region I and the boost mode in region II (refer to Fig. 10 ). The S 5 will be constant ON in region I, and the duty cycle of S 5 for region II is
Switches S 2 and S 3 obtain their duty cycle reference d 23 through a duty cycle generator (S 2 /S 3 ), which will let the inverter to be operated in buck mode in region III (refer to Fig. 11) , and the duty cycle of S 2 and S 3 is
Switch S 6 obtains the duty cycle reference d 6 through a duty cycle generator (S 6 ), which will let the inverter to be operated in buck mode in region III and boost mode in region IV (refer to Fig. 12 ). S 6 will be constant ON in region III, and the duty cycle of S 6 for region IV is
All four duty cycle generators can be easily realized in the PWM module of a digital signal processor (DSP), and their algorithms are described in Fig. 15 . After these duty cycle generators generate their duty cycle references (d 14 , d 5 , d 23 , d 6 ) , the PWM gating signals for each devices can be generated by comparing their duty cycle references with a triangular carrier V carrier , as indicated in Fig. 14 . The inverter system has been simulated with the proposed duty cycle generator and PWM modulation method described in Figs. 13-15 . Simulation results in Fig. 16 show the inverter output voltage, output current, and gating signals: S 1 / S 4 , S 5 , S 2 / S 3 , and S 6 for unity power factor condition, current leading condition, and lagging conditions, respectively. Fig. 16(a) depicts the simulation results for the inverter operating under unity power factor condition with PF = 1. In this condition, the inverter output voltage and current follow the sequence of I → III, and only works in buck operation in two different regions. The output PWM gating pattern for unity power factor condition is as same as the method presented in [26] . Fig. 16(b) depicts the simulation results for the inverter operating under current leading condition with PF = −0.7. In this condition, the inverter voltage and current follow the sequence of I → IV → III → II. Fig. 16(c) depicts the simulation results for the inverter operating under current lagging condition with PF = +0.7; inverter voltage and current will follow the sequence of IV → I → II → III.
IV. GROUND LOOP VOLTAGE ANALYSIS
In the transformerless PV inverter system, there is a parasitic capacitance existing between the PV array cells and the metal frame [32] - [37] . The PV array cells are connected to the dc bus (point G in Fig. 17) ; the PV metal frame is still grounded (point E in Fig. 17) . So, this parasitic capacitance, which is referred as C G-PV in Fig. 17 , will exist in the ground loop. If the highfrequency CM voltage and differential mode (DM) voltage are not well controlled, there will be a high-frequency ground loop voltage on this parasitic capacitor, and high-frequency leakage current will be generated in turn. This leakage current can cause distortion and harmonic, high losses, safety issue, fault protection, and electron magnetic interference. The requirements for limiting ground loop leakage current and fault current can be referred to VDE0126-1-1 and UL 1741 [38] , [39] . If inverter circuit and PWM modulation are not well designed, bulk CM filter and DM filter need to minimize the ground loop CM voltage. If the ground loop CM voltage is free of high-frequency voltage component, the CM and DM filters can be minimally designed to reduce the size and cost. This section will analyze the ground loop voltage of improved inverter under the proposed PWM modulation method. Analysis results will guide the circuit components design for low ground loop CM voltage. The equivalent circuit with CM and DM models in regions I and III has been analyzed in [26] ; thus, the following analysis will focus on the equivalent circuit in regions II and IV.
A. Equivalent Circuit With CM and DM Models in Region II
When the inverter is operating in region II, as shown in Fig. 10 , the output terminals of the switch phase legs are V 4 and V 1 , respectively. The equivalent circuit diagram with CM and DM representation in region II is shown in Fig. 18 . When S 5 is turned ON, as shown in Fig. 10(a) , the CM and DM voltages are
As shown in Fig. 10(b) , when S 5 are turned OFF, the freewheeling current goes through D 1 and D 4 . The CM and DM voltages in the circuit are
So, when S 5 is turned ON, as shown in Fig. 10(b) , the ground loop voltage V EG is
When S 5 is turned OFF, the ground loop voltage V EG is
B. Equivalent Circuit With CM and DM Models in Region IV
As shown in the Fig. 12 , when the inverter is working in region IV, the equivalent circuit with CM and DM models in is shown in Fig. 19 . When S 6 is turned ON, as shown in Fig. 12(a) , the ground loop voltage V EG is
When S 6 is turned OFF, as shown in Fig. 12(b) , the ground loop voltage V EG is
In the inverter, if the inductances of L o2 and L o3 have the same value, and L o1 and L o4 values are equal, the ground loop voltage V EG comes out to be the same in different operating modes according to analysis results in [26] and (15)- (18) 
With the proposed PWM modulation method, if the inductors (L o1 and L o4 ) or inductors (L o2 and L o3 ) are not designed to have similar inductance, the DM and CM voltages will have high-frequency components in the ground loop voltage V EG , which will result in high-frequency ground loop leakage current. In order to minimize this high-frequency leakage current, L o2 and L o3 are better to be designed with same value. Similarly, L o1 and L o4 are also better to be designed with same value. With this inductor value match, the ground loop voltage V EG will be a line-frequency sinusoidal voltage with a dc offset, which is shown in (19) . In the hardware, L o2 and L o3 are coupled together, L o1 and L o4 are also coupled together, and the experimental waveform of V EG will be shown in Section V to verify the validity of the analysis in this section.
V. EXPERIMENTAL RESULTS
Hardware experiments were conducted by using a 250-W two-stage micro-inverter [26] , [40] . Fig. 20 shows the picture of the entire hardware prototype that consists of a dc-dc converter on the left-hand side and the proposed dc-ac inverter on the right-hand side. The dc-dc converter circuit is not the main focus of this paper but can be referred to [40] .
This MOSFET-based inverter is running at 30 kHz; MOSFETs (S 1 − S 6 ) are IPB65R190C7; diodes (D 1 − D 6 ) are IDK03G65C5; inductors L o1 and L o4 are coupled together with 0.086 mH, inductors L o2 and L o3 are coupled together with 3.7 mH; filter capacitor C f is 0.47 uF.
With 30-kHz switching frequency, the PWM gating signals for unity power factor (PF = 1) operation is shown in Fig. 21 ; PWM gating signals for current leading (PF = −0.7) operation are shown in Fig. 22 ; PWM gating signals for current lagging (PF = 0.7) operation are shown in Fig. 23 . From the results, it can be seen that when the output voltage and current are both positive, S 1 and S 4 have the same high-frequency gating signal, while S 5 stays on with low-frequency switching. When the output voltage is negative and current is positive, S 5 will switch into high-frequency PWM operation. When both the output voltage and the current are negative, S 2 and S 3 have the same high-frequency gating signal, while S 6 will stays ON with low-frequency operation. When the output voltage is positive, and the current is negative, S 6 will operate in high-frequency switching. With the proposed PWM modulation method described in Figs. 13 and 14 , the experimental results (in Figs. 22-24 ) match the simulation results (in Fig. 16 ) reasonably well. Fig. 24 shows the voltage and current waveforms under transition from unity power factor (PF = 1) operation to current lagging (PF = 0.7) operation. The inverter dc bus voltage is 380 V, and the ac grid voltage is 240 V. Before the transition, the inverter is operating under 250-W pure active power condition, and the output voltage and output current are in phase. After the transition, the inverter is operating under current lagging (PF = 0.7) condition and the ac output power is about 350 VA, which includes 250 W active power and 250 VAR overexcited reactive power. Fig. 25 shows the transition from unity power factor (PF = 1) to current leading (PF = −0.7) operation. Before the transient, the inverter is also working under 250-W pure active power condition. After the transient, the inverter is operating under current leading (PF = −0.7) condition and the ac output power is about 350 VA, which consists of 250W active power and 250 VAR under-excited reactive power.
As shown in the Fig. 20 , the inductors (L o2 and L o3 ) are coupled together, inductors (L o1 and L o4 ) are also coupled together. As discussed in the Section IV, if L o2 and L o3 are designed to have similar inductance, and L o1 and L o4 are designed to have similar inductance, the waveform of the ground loop voltage V EG , which is between the ground of grid and the negative terminal of PV cells, should be a 60-Hz sinusoidal wave with a dc offset, which can be expressed in (19) . The in-house measurement result of a commercial polycrystalline 240-W solar panel is around 0.6 nF. A 10-nF equavalent parasitic capacitance is added into the ground loop for the worst case. The ground loop leakage current is shown in Fig. 26 , which indicates less than a 3-mA peak value. Therefore, with the proposed inverter circuit and the symmetrical design of inductors, the ground loop leakage current can be minimized by using the above proposed PWM modulation method.
The inverter uses the CoolMOS IPB65R190C7 and SiC diode IDK03G65C5. YOKOGAWA WT1600 digital power meter is used to measure the voltages, currents, and efficiency of the proposed transformerless inverter (not including auxiliary power loss, DSP power losses, and first stage dc-dc converter). The efficiency measurement is based on measuring the inverter output ac power and the inverter dc input power. The CEC-weighted efficiency of the proposed inverter power stage, which is calculated at 10%, 20%, 30%, 50%, 75%, and 100% of the rated power level [8] , is 99.01 %, and the efficiency profile is shown in Fig. 27 .
VI. CONCLUSION
A high-efficiency CoolMOS-and SiC-diode-based transformerless PV inverters have been proposed in the previous literature, but can only operate in unity power factor condition. In this paper, a novel PWM modulation method is proposed for reactive power generation. Four different buck-/boost-operating modes, a novel PWM algorithm, and the PWM implementation method for reactive power generation are proposed and described in detail. The CM and DM model analyses clearly indicated that under reactive power generation conditions, the circuit with proposed PWM method can also avoid high-frequency ground loop voltage and current by symmetrically coupling the inductors. The hardware prototype of a 250-W micro-inverter has been constructed and tested under active and reactive power operation, as well as steady-state and dynamic operations to verify the proposed method.
With the verification of hardware testing, the proposed highefficiency CoolMOS/SiC-diode-based transformerless inverter can be applied in two-stage isolated or nonisolated microinverter and single-stage string inverters, and so on.
